

Specifications

PCI-DAS6031 & PCI-DAS6033



**MEASUREMENT
COMPUTING™**

Document Revision 1.1, November, 2003
© Copyright 2003, Measurement Computing Corporation

Specifications

Typical for 25°C unless otherwise specified.

Analog Input

Table 1. Analog Input Specifications

A/D converter	Successive Approximation type
Resolution	16 bits, 1 in 65536
Maximum Sample Rate	100kS/s
Number of channels	64 single-ended / 32 differential, software selectable
Input ranges	Bipolar: ±10V, ±5V, ±2V, ±1V, ±0.5V, ±0.2V, ±0.1V Unipolar: 0 to 10V, 0 to 5V, 0 to 2V, 0 to 1V, 0 to 0.5V, 0 to 0.2V, 0 to 0.1V Software selectable
A/D pacing	Internal counter – ASIC. Software selectable time base: ▪ Internal 40MHz, 50ppm stability ▪ External Source via AUXIN<5:0>, Software selectable. External convert strobe: A/D CONVERT Software paced
Burst mode	Software selectable option, burst rate = 10µS.
A/D Gate Sources	External digital: A/D GATE External analog: ATRIG input CH0 IN through CH63 IN
A/D gating modes	External digital: Programmable, active high or active low, level or edge External analog: See Analog Trigger section (page 9)
A/D trigger sources	External digital: A/D START TRIGGER A/D STOP TRIGGER External analog: ATRIG input CH0 IN through CH63 IN
A/D triggering modes	External digital: Software-configurable for rising or falling edge. External analog: See Analog Trigger section (page 9) Pre-/Post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples.
ADC Pacer Out	Available at user connector: A/D PACER OUT
RAM buffer size	8K samples
Data transfer	DMA Programmed I/O
DMA Modes	Demand or Non-Demand using scatter-gather.

Configuration Memory	Up to 8K elements. Programmable channel, gain, and offset.
Streaming-to-disk rate	100kS/s, system dependent

Accuracy

100kS/s sampling rate, single channel operation and a 15-minute warm-up. Accuracies listed are for measurements made following an internal calibration. They are valid for operational temperatures within $\pm 1^{\circ}\text{C}$ of internal calibration temperature and $\pm 10^{\circ}\text{C}$ of factory calibration temperature. Calibrator test source high side tied to Channel 0 High and low side tied to Channel 0 Low. Low-level ground is tied to Channel 0 Low at the user connector.

Table 2. Absolute Accuracy

Range	Absolute Accuracy
$\pm 10\text{V}$	$\pm 3.76 \text{ LSB}$
$\pm 5\text{V}$	$\pm 13.61 \text{ LSB}$
$\pm 2 \text{ V}$	$\pm 13.70 \text{ LSB}$
$\pm 1\text{V}$	$\pm 13.83 \text{ LSB}$
$\pm 500\text{mV}$	$\pm 14.09 \text{ LSB}$
$\pm 200\text{mV}$	$\pm 16.71 \text{ LSB}$
$\pm 100\text{mV}$	$\pm 19.99 \text{ LSB}$
0 to 10V	$\pm 6.40 \text{ LSB}$
0 to 5V	$\pm 26.11 \text{ LSB}$
0 to 2V	$\pm 26.28 \text{ LSB}$
0 to 1V	$\pm 26.54 \text{ LSB}$
0 to 500mV	$\pm 27.13 \text{ LSB}$
0 to 200mV	$\pm 32.11 \text{ LSB}$
0 to 100mV	$\pm 38.67 \text{ LSB}$

Table 3. Absolute Accuracy Components – All values are (\pm)

Range	% of Reading	Offset (μ V)	Noise +Quantization (μ V)		Temp Drift (%/ $^{\circ}$ C)	Absolute Accuracy at FS (mV)
			Single Pt	Averaged ¹		
$\pm 10V$	0.0061	479.2	634.1	54.9	0.0001	1.147
$\pm 5V$	0.0361	243.6	317.1	27.5	0.0006	2.077
$\pm 2V$	0.0361	102.2	126.8	11.0	0.0006	0.836
$\pm 1V$	0.0361	55.1	63.4	5.5	0.0006	0.422
$\pm 500mV$	0.0361	31.6	36.8	3.2	0.0006	0.215
$\pm 200mV$	0.0411	17.4	22.5	2.0	0.0006	0.102
$\pm 100mV$	0.0461	12.7	19.6	1.8	0.0006	0.061
0 to 10V	0.0061	326.6	417.8	36.6	0.0001	0.976
0 to 5V	0.0361	167.3	208.9	18.3	0.0006	1.992
0 to 2V	0.0361	71.7	83.6	7.3	0.0006	0.802
0 to 1V	0.0361	39.9	41.8	3.7	0.0006	0.405
0 to 500mV	0.0361	23.9	28.1	2.5	0.0006	0.207
0 to 200mV	0.0411	14.4	19.6	1.8	0.0006	0.098
0 to 100mV	0.0461	11.2	18.1	1.7	0.0006	0.059

1. Averaged measurements assume averaging of 100 single-channel readings.

Each PCI-DAS6031 and PCI-DAS6033 is tested at the factory to assure the board's overall error does not exceed accuracy limits described in Table 2.

Table 4. Relative Accuracy – All values are (\pm)

Range	Relative Accuracy (μ V)	
	Single Point	Averaged ¹
$\pm 10V$	723.3	72.3
$\pm 5V$	361.6	36.2
$\pm 2V$	144.7	14.5
$\pm 1V$	72.3	7.2
$\pm 500mV$	42.2	4.2
$\pm 200mV$	26.5	2.7
$\pm 100mV$	24.1	2.4
0 to 10V	482.2	48.2
0 to 5V	241.1	24.1
0 to 2V	96.4	9.6
0 to 1V	48.2	4.8
0 to 500mV	33.1	3.3
0 to 200mV	24.1	2.4
0 to 100mV	22.9	2.3

1. Averaged measurements assume averaging of 100 single-channel readings.

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function. ADC resolution, noise and front-end non-linearity are included in this measurement.

Table 5. Differential non-linearity

All Ranges	± 0.5 LSB typ	± 1.0 LSB max
-------------------	-------------------	-------------------

Settling Time

Settling time is defined as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at the specified rate. A -FS DC signal is presented to Channel 1; a +FS DC signal is presented to Channel 0.

Table 6. Settling Time

Condition	Range	$\pm 0.00076\%$ (± 0.5 LSB)	$\pm 0.0015\%$ (± 1 LSB)	$\pm 0.0061\%$ (± 4 LSB)	$\pm 0.012\%$ (± 8 LSB)
Same range to same range	$\pm 10V$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 5V$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 2V$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 1V$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 500mV$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 200mV$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	$\pm 100mV$	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 10V	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 5V	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 2V	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 1V	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 500mV	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 200mV	50 μ s max	25 μ s max	10 μ s max	5 μ s typ
	0 to 100mV	50 μ s max	25 μ s max	10 μ s max	5 μ s typ

Parametrics

Table 7. Parametrics

Max working voltage (signal + common-mode)	$\pm 11V$
CMRR @ 60Hz	$\pm 10V$ Range & 0 to 10V: 92dB
	$\pm 5V$ Range & 0 to 5V: 97dB
	$\pm 2V$ Range & 0 to 2V: 101dB
	$\pm 1V$ Range & 0 to 1V: 104dB
	$\pm 0.5V$ Range & 0 to 0.5V: 105dB
	$\pm 0.2V$ Range & 0 to 0.2V: 105dB
	$\pm 0.1V$ Range & 0 to 0.1V: 105dB
Small signal bandwidth, all ranges	255kHz
Input coupling	DC
Input impedance	100 GOhm in normal operation.
	820 Ohm typ in powered off or overload condition.
Input bias current	$\pm 200nA$
Input offset current	$\pm 100pA$
Absolute maximum input voltage	$\pm 25V$ power on, $\pm 15V$ power off. Protected Inputs: ▪ CH<63:0> IN ▪ AISENSE
Crosstalk	Adjacent Channels: -75dB
	All other Channels: -90dB

Noise Performance

Table 8 below summarizes the noise performance for the PCI-DAS6031 and PCI-DAS6033. Noise distribution is determined by gathering 50K samples with inputs tied to ground at the user connector. Samples are gathered 100kS/s sampling rate. The specification applies to both single-ended and differential modes of operation.

Table 8 – Analog Input Noise Performance

Range	LSBrms	Typical Counts
±10V	0.6	8
±5V	0.6	8
±2V	0.6	8
±1V	0.6	8
±500mV	0.7	8
±200mV	1.1	11
±100mV	2.0	17
0 to 10V	0.8	8
0 to 5V	0.8	8
0 to 2V	0.8	8
0 to 1V	0.8	8
0 to 500mV	1.1	11
0 to 200mV	2.0	17
0 to 100mV	3.8	25

Analog Output Section (PCI-DAS6031 only)

Table 9. PCI-DAS6031 Analog output Specifications

D/A Converter type	Double-buffered, multiplying
Resolution	16-bits, 1 in 65536
Number of Channels	2 voltage output
Voltage Range	$\pm 10V$, 0 to 10V, software selectable
Monotonicity	16-bits, guaranteed
Slew Rate	5V/ μ s typ.
Settling Time (full scale step)	10 μ s max to ± 1 LSB
Noise	60 μ Vrms, DC to 1MHz BW
Current Drive	± 5 mA
Output short-circuit duration	Indefinite @25mA
Output coupling	DC
Output impedance	0.1ohms max.
Power up and reset	DACs cleared to 0 volts ± 20 mV max.

Table 10. Analog Output Absolute Accuracy

Range	Absolute Accuracy
$\pm 10V$	± 4.7 LSB
0 to 10V	± 7.9 LSB

Table 11. Absolute Accuracy Components - All values are (\pm)

Range	% of Reading	Offset (μ V)	Temp Drift (%/ $^{\circ}$ C)	Absolute Accuracy at FS (mV)
$\pm 10V$	0.0062	813	0.0001	1.430
0 to 10V	0.0062	584	0.0001	1.201

Each PCI-DAS6031 is tested at the factory to assure that the board's overall error does not exceed the values specified in *Table 10*.

Table 12. Relative Accuracy

Range	Relative Accuracy
All Ranges	± 0.5 LSB, typical

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function.

Analog Output Pacing and Triggering

Table 13. Analog Output Pacing and Triggering

DAC pacing (Software programmable)	Internal counter – ASIC. Selectable time base: <ul style="list-style-type: none"> ▪ Internal 40MHz, 50ppm stability. ▪ External Source via AUXIN<5:0>, SW selectable. External convert strobe: D/A UPDATE Software paced
DAC gate Sources (Software programmable)	External digital: D/A START TRIGGER External analog: ATRIG input CH0 IN through CH63 IN Software gated
DAC gating modes	External digital: Programmable, active high or active low, level or edge External analog: See Analog Trigger section
DAC trigger sources	External digital: D/A START TRIGGER External analog: ATRIG input CH0 IN through CH63 IN Software triggered
DAC triggering modes	External digital: Software-configurable for rising or falling edge. External analog: Software-configurable for Positive or Negative slope.
DAC pacer Out	Available at user connector D/A PACER OUT
RAM Buffer Size	16K samples
Data transfer	DMA Programmed I/O Update DACs individually or simultaneously, software selectable.
DMA Modes	Demand or Non-Demand using scatter gather.
Waveform generation Throughput	100kS/s max per channel, 2 channels simultaneous

Analog Trigger

Table 14. Analog Trigger

Analog Trigger Sources Software selectable	External: ATRIG input CH0 IN through CH63 IN, first channel in scan	
Analog Trigger Levels	ATRIG input: $\pm 10V$ CH0 IN through CH63 IN: \pm Full-scale, range dependent	
Analog Trigger Modes	External analog: Software-configurable for: ▪ Positive or Negative slope	
Analog Gate Modes	External analog: Software-configurable for: ▪ Above or Below reference ▪ Positive or Negative hysteresis ▪ In or Out of window	
Resolution	12-bits, 1-in-4096	
Accuracy	$\pm 1\%$ of full-scale range max	
Bandwidth (-3dB)	ATRIG input	4MHz
	CH0 IN through CH63 IN	255kHz

Analog Input / Output Calibration

Table 15. Analog I/O Calibration

Recommended warm-up time	15 minutes	
Calibration	Auto-calibration, calibration factors for each range stored on board in non-volatile RAM.	
Onboard calibration reference	DC Level: $5.000V \pm 1mV$. Actual measured values stored in EEPROM. Tempco: $0.6ppm/^{\circ}C$ max Long-term stability: $\pm 6ppm/\sqrt{hrs}$ (1000 hrs)	
Calibration interval	1 year	

Digital Input / Output

Table 16. Digital I/O

Digital Type	Discrete, 5V/TTL compatible
Number of I/O	8
Configuration	8 bits, independently programmable for input or output. All pins pulled up to +5V via 47K resistors (default). Positions available for pull down to ground. Hardware selectable via zero ohm resistors.
Input high voltage	2.0V min, 7.0V absolute max
Input low voltage	0.8V max, -0.5V absolute min
Output high voltage (IOH = -32mA)	3.80V min, 4.20V typ
Output low voltage (IOL = 32mA)	0.55V max, 0.22V typ
Data Transfer	Programmed I/O
Power-up / reset state	Input mode (high impedance)

Interrupt Section

Table 17. Interrupts

Interrupts	PCI INTA# - mapped to IRQn via PCI BIOS at boot-time
Interrupt enable	Programmable through PLX9080
ADC Interrupt sources (Software Programmable)	DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active.
	DAQ_STOP: Interrupt is generated when A/D Stop Trigger In is detected.
	DAQ_DONE: Interrupt is generated when a DAQ sequence completes.
	DAQ_FIFO_1/4_FULL: Interrupt is generated when ADC FIFO is $\frac{1}{4}$ full.
	DAQ_SINGLE: Interrupt is generated after each conversion completes.
	DAQ_EOSCAN: Interrupt is generated after the last channel is converted in multi-channel scans.
	DAQ_EOSEQ: Interrupt is generated after each interval delay during multi-channel scans.
DAC Interrupt sources (Software Programmable)	DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is active.
	DAC_DONE: Interrupt is generated when a DAC sequence completes.
	DAC_FIFO_1/4_EMPTY: Interrupt is generated DAC FIFO is $\frac{1}{4}$ empty.
	DAC_HIGH_CHANNEL: Interrupt is generated when the DAC high channel output is updated.

Counter Section

Table 18. Counters

User counter type	82C54
Number of Channels	2
Resolution	16-bits
Compatibility	5V/TTL
CTRn base clock source (Software selectable)	Internal 10MHz, Internal 100kHz or External connector (CTRn CLK)
Internal 10MHz clock source stability	50ppm
Counter n Gate	Available at connector (CTRn GATE).
Counter n Output	Available at connector (CTRn OUT).
Clock input frequency	10 MHz max
High pulse width (clock input)	15ns min
Low pulse width (clock input)	25ns min
Gate width high	25ns min
Gate width low	25ns min
Input low voltage	0.8V max
Input high voltage	2.0V min
Output low voltage	0.4V max
Output high voltage	3.0V min

Configurable AUXIN<5:0>, AUXOUT<2:0> External Trigger/Clocks

The PCI-DAS6031 and PCI-DAS6033 provide nine user-configurable Trigger/Clock pins available at the 100-pin I/O connector. Of these, six are configurable as inputs, while three are configurable as outputs.

Table 19. Configurable Triggers/Clocks

AUXIN<5:0> Sources (SW selectable)	A/D CONVERT: A/D TIMEBASE IN: A/D START TRIGGER: A/D STOP TRIGGER: A/D PACER GATE: D/A START TRIGGER: D/A UPDATE: D/A TIMEBASE IN:	External ADC convert strobe External ADC pacer time base ADC Start Trigger ADC Stop Trigger External ADC gate DAC trigger/gate DAC update strobe External DAC pacer time base
AUXOUT<2:0> Sources (SW selectable)	STARTSCAN: SSH: A/D STOP: A/D CONVERT: SCANCLK: CTR1 CLK: D/A UPDATE: CTR2 CLK: A/D START TRIGGER: A/D STOP TRIGGER: A/D PACER GATE: D/A START TRIGGER:	A pulse indicating start of conversion Active signal that terminates at the start of the last conversion in a scan. Indicates end of scan ADC convert pulse Delayed version of ADC convert CTR1 clock source D/A update pulse CTR2 clock source ADC Start Trigger Out ADC Stop Trigger Out External ADC gate DAC Start Trigger Out
Default Selections:	AUXIN0: AUXIN1: AUXIN2: AUXIN3: AUXIN4: AUXIN5: AUXOUT0: AUXOUT1: AUXOUT2:	A/D CONVERT A/D START TRIGGER A/D STOP TRIGGER D/A UPDATE D/A START TRIGGER A/D GATE D/A UPDATE A/D CONVERT SCANCLK
Compatibility	5V/TTL	
Minimum pulse width	37.5ns	

DAQ-Sync inter-board Triggers/Clocks

The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the direction may be set.

Table 20. DAQ-Sync Signals

DAQ-Sync Signals:	DS A/D START TRIGGER
	DS A/D STOP TRIGGER
	DS A/D CONVERT
	DS D/A UPDATE
	DS D/A START TRIGGER
	SYNC CLK

Power Consumption

Table 21. Power Consumption Specifications

+5V	PCI-DAS6031/32: 1.3A typical, 1.5A max. Does not include power consumed through the I/O connector.
+5V available at I/O connector	1A max, protected with a resettable fuse

Environmental

Table 22. Environmental Specifications

Operating Temperature Range	0 to 55°C
Storage Temperature Range	-20 to 70°C
Humidity	0 to 90% non-condensing

Mechanical

Table 23. Mechanical Specifications

Card dimensions	PCI half card: 174.4mm(L) x 106.9mm(W) x11.65mm(H)
-----------------	--

DAQ-Sync Connector and Pin-Out

Table 24. DAQ-Sync Connector Specifications

Connector type	14-Pin right-angle 100mil box header
Compatible Cables	MCC p/n: CDS-14-x, 14 pin ribbon cable. x = number of boards (2 - 5)

Table 25. DAQ-Sync Connector Pin-out

Pin	Signal Name
1	DS A/D START TRIGGER
2	GND
3	DS A/D STOP TRIGGER
4	GND
5	DS A/D CONVERT
6	GND
7	DS D/A UPDATE
8	GND
9	DS D/A START TRIGGER
10	GND
11	RESERVED
12	GND
13	SYNC CLK
14	GND

Main Connector and Pin-Out

Table 26. Main Connector Specifications

Connector type	Shielded SCSI 100 D-Type
Compatible Cables	C100HD50-x, unshielded ribbon cable. x = 3 or 6 feet
	C100MMS-x, shielded round cable. x = 1, 2, or 3 meters
Compatible accessory products (with C100HD50-x cable)	ISO-RACK16/P ISO-DA02/P BNC-16SE BNC-16DI CIO-MINI50 CIO-TERM100 SCB-50
Compatible accessory products (with C100MMS-x cable)	SCB-100 BNC-16DI-FE

Table 27. 32-Channel Differential Mode Pin-out

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	LLGND
2	CH0 IN HI	52	CH16 IN HI
3	CH0 IN LO	53	CH16 IN LO
4	CH1 IN HI	54	CH17 IN HI
5	CH1 IN LO	55	CH17 IN LO
6	CH2 IN HI	56	CH18 IN HI
7	CH2 IN LO	57	CH18 IN LO
8	CH3 IN HI	58	CH19 IN HI
9	CH3 IN LO	59	CH19 IN LO
10	CH4 IN HI	60	CH20 IN HI
11	CH4 IN LO	61	CH20 IN LO
12	CH5 IN HI	62	CH21 IN HI
13	CH5 IN LO	63	CH21 IN LO
14	CH6 IN HI	64	CH22 IN HI
15	CH6 IN LO	65	CH22 IN LO
16	CH7 IN HI	66	CH23 IN HI
17	CH7 IN LO	67	CH23 IN LO
18	LLGND	68	LLGND
19	CH8 IN HI	69	CH24 IN HI
20	CH8 IN LO	70	CH24 IN LO
21	CH9 IN HI	71	CH25 IN HI
22	CH9 IN LO	72	CH25 IN LO
23	CH10 IN HI	73	CH26 IN HI
24	CH10 IN LO	74	CH26 IN LO
25	CH11 IN HI	75	CH27 IN HI
26	CH11 IN LO	76	CH27 IN LO
27	CH12 IN HI	77	CH28 IN HI
28	CH12 IN LO	78	CH28 IN LO
29	CH13 IN HI	79	CH29 IN HI
30	CH13 IN LO	80	CH29 IN LO
31	CH14 IN HI	81	CH30 IN HI
32	CH14 IN LO	82	CH30 IN LO
33	CH15 IN HI	83	CH31 IN HI
34	CH15 IN LO	84	CH31 IN LO
35	AISENSE	85	DIO0
36	D/A OUT 0 *	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1 *	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44	N/C	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

* = N/C on PCI-DAS6033

Table 28. 64-Channel Single-Ended Mode Pin-out

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	LLGND
2	CH0 IN	52	CH16 IN
3	CH32 IN	53	CH48 IN
4	CH1 IN	54	CH17 IN
5	CH33 IN	55	CH49 IN
6	CH2 IN	56	CH18 IN
7	CH34 IN	57	CH50 IN
8	CH3 IN	58	CH19 IN
9	CH35 IN	59	CH51 IN
10	CH4 IN	60	CH20 IN
11	CH36 IN	61	CH52 IN
12	CH5 IN	62	CH21 IN
13	CH37 IN	63	CH53 IN
14	CH6 IN	64	CH22 IN
15	CH38 IN	65	CH54 IN
16	CH7 IN	66	CH23 IN
17	CH39 IN	67	CH55 IN
18	LLGND	68	LLGND
19	CH8 IN	69	CH24 IN
20	CH40 IN	70	CH56 IN
21	CH9 IN	71	CH25 IN
22	CH41 IN	72	CH57 IN
23	CH10 IN	73	CH26 IN
24	CH42 IN	74	CH58 IN
25	CH11 IN	75	CH27 IN
26	CH43 IN	76	CH59 IN
27	CH12 IN	77	CH28 IN
28	CH44 IN	78	CH60 IN
29	CH13 IN	79	CH29 IN
30	CH45 IN	80	CH61 IN
31	CH14 IN	81	CH30 IN
32	CH46 IN	82	CH62 IN
33	CH15 IN	83	CH31 IN
34	CH47 IN	84	CH63 IN
35	AISENSE	85	DIO0
36	D/A OUT 0 *	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1 *	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44	N/C	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

* = N/C on PCI-DAS6033

Measurement Computing Corporation
16 Commerce Boulevard,
Middleboro, Massachusetts 02346
(508) 946-5100
Fax: (508) 946-9500
E-mail: info@mccdaq.com
www.mccdaq.com